INTRODUCTION
Since the fabrication of MOSFET, the minimum channel length has been shrinking continuously. The motivation behind this decrease has been an increasing interest in high speed devices and in very large scale integrated circuits. The sustained scaling of conventional bulk device requires innovations to circumvent the barriers of fundamental physics constraining the conventional MOSFET device structure. In the concern of battery-operated portable devices power consumption, chip density and operating frequency has increased because of advanced nanometer process technologies [1] - [3] . Even in the case of nonportable devices, power consumption is also very important because of the increased in packaging density and cooling costs as well as potential reliability problems. Thus, power efficiency has assumed increased importance, to meet the performance requirements within a power budget for VLSI [14] designers. Speed and area are also important parameters and proper tradeoff between them should be drawn while designing a circuit. FinFETs (fin-type field effect transistors) [4] , offer interesting power-delay tradeoffs and better characteristics (short-channel-effects) in the nanometer regime in order to meet the performance expected by the ITRS (International Technology Roadmap for Semiconductor) for the forthcoming technological nodes [5] . Furthermore, bulk architecture requires a high channel doping density in order to control the short channel effects, leading to large transversal electric fields and unacceptable degradation of the electron mobility. Double-gate (DG) FinFETs are broadly classified into two types, namely, simultaneously driven double-gate (SDDG) and independently driven double gate (IDDG) [6] , [7] FinFETs. SDDG behaves like a three-terminal MOSFET because it has both the gates (front and back) connected each other, whereas the IDDG has two independent gates. SDDG FinFETs have a third gate on top of the gate, called trigate, however the top gate of IDDG FinFET is detached through a thicker oxide layer. IDDG FinFETs has the superiority in threshold-voltage (V T ) [8] and leakage-current control.
Due to nonplanar structure, and the width quantization effect of FinFET devices still suffers from the issue such as process complexity and additional parasitic capacitance; however it is promising candidate for the nanometer regime. Particularly in analog applications, the width quantization effect [9] is important and also where the self-loading dominates. For example, increasing the active width of the device increases the current and the load capacitance in the same ratio, thereby making the delay invariant. The channel width of the single fin device is restricted by the height of the fin H FIN . The channel width for a multi gate device is given by following [10] : Figure 1 shows the top view of a single-fin double-gate (DG) FinFET realized using Sentaurus Structure Editor [11] . The device structure is having two gates (front and back gates). The most common mode of operation of the double-gate (DG) FinFET is to switch the two gates simultaneously. The threshold voltage of the DGFinFET can be varied by applying the bias to any one of the gate terminal based on the application of our design. Table 1 illustrates the device dimensions and doping levels of both p-type FinFET and n-type FinFET transistors. In order to control the short channel effects (SCEs), we are using the thickness of the fin equal to half of the channel length (L G ) i.e. T FIN = 15 nm and L G = 32 nm. The fin channel is having a doping density of 1x10 15 cm -3 which rescue the random dopant fluctuations and improves the current drive (or gate capacitance) per device area. Polysilicon is used as a gate material and silicon nitride for the spacer. The 
DEVICE REALIZATION

THRESHOLD VOLTAGE CONTROL IN FINFETS
FinFET has two gates, which can be operated independently or together. The threshold voltage at one gate can be controlled with the help of voltage at the other gate. Figure 4 shows the FinFET in different configurations. The transfer characteristic of shorted gate and independent gate is shown in the Figure 5 , wherein for independent gate FinFET configuration we have applied different gate voltages at the back gate. The current I ON and I OFF for these configurations are tabulated in Table 2 G1 G2 The inverter implementation of each of the above three modes is shown in Figure 6 . Figure 6 (a) depicts shorted-gate (SG) mode inverter in which both transistor p-type FinFET and n-type FinFET back gates are connected its front gate; this configuration is best suitable for high-performance applications.
In low-power (LP) mode inverter configuration [ Figure 6 (b)], ptype FinFET back gate is biased at high (V high = 1V) and n-type FinFET back gate is reverse biased at low (V low = -0.2 V), back gate applied potential changes the threshold voltages of the both FinFETs, which is requisite for low-power applications at a cost of increased delay. Inception of each of the above three modes of a NAND gate circuits is shown in Figure 7 . In shorted-gate (SG) mode NAND [shown in Figure 7 (a)] both p-type FinFET and n-type FinFET transistors back gates are connected to their front gates; this composition is best suitable for high-performance applications. 
SIMULATION RESULTS AND DISCUSSION
In this section, we present simulation results of 32nm FinFET, delay calculation of the inverter and NAND gates of different mode using sentaurus TCAD. The doping profile of double-gate (DG) n-channel FinFET and p-channel FinFET has shown in Figure 8 and Figure 9 , respectively. As shown in Figure 8 and Figure 9 , source and drain region doping concentration is 1x10 20 cm -3 , extension region doping is 1x10 19 cm -3 , channel doping is 1x10 15 cm -3 , respectively. An important FinFET characteristic is a threshold voltage (V T ) controllability. The (V T ) at each gate can controlled through the application of a voltage at the other gate. The threshold voltage controllability is a powerful tool for circuit optimization. Figure 5 shows the threshold voltage (V T ) variation of a n-type FinFET device with different back gate bias voltages.
The transient characteristics of an inverter driving another inverter circuit having the waveform of input/output and the dynamic (short-circuit) current through the active (n-type FinFET or p-type FinFET) device during inverter switching operation is shown in Figure 10 . The short-circuit power dissipation in the inverter circuit is because of short-circuit current flowing through the respective (i.e., n-type FinFET or ntype FinFET) active device and which is maximum during the switching operation. Thus, leads to heating of the device. Figure 11 shows the transient input/output characteristics of NAND gate, there is no threshold voltage loss at the output. All design modes of gates are simulated with minimum size, T PHL and T PLH are calculated for each mode and the average delay is tabulated in Table 3 . From the Table 3 , we can observe that SGmode NAND and INVERTER gates takes lesser delay than other modes of NAND and INVERTER gates. Thus, the SG -mode is conducive in high-performance design. LP-mode NAND and INVERTER gate takes more delay and we observed that lesser the leakage current, so we use this mode in low-power design. The IG -mode is moderate in delay-power and takes a lesser number of transistors 
CONCLUSION
In this paper, double-gate (DG) FinFET device of n-type and ptype has been simulated using sentaurus TCAD and its various characteristics are plotted. Back gate is used to control the threshold voltage (V T ) of the front gate, which is very important for the performance of the circuit. This is helpful in optimization of different circuits in terms of delay, area and power. The simulation of different modes of INVERTER and NAND gates with 32nm FinFET shows that, we can get a minimum delay in SG mode, low power is obtained in LP configuration at the expense of increased delay while in IG mode we can give the inputs to the two different gates and the number of devices in a circuit can be reduced, reducing the area requirement of the circuit. An IG / LP mode is a mix of IG and LP modes and results in low leakage, reduced area and higher delay.
This also shows that FinFETs are the answer for technological scaling beyond 45 nm technology and results in the lower delay.
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